

Data flow architecture

Data flow architecture is a series of functions in computer software where each step is automatically generated by the actions of previous function. It is also known as reactive programming. As each function is explicitly programmed, there is no need to recalculate value in one variable when another variable changes.

~~The concept of dataflow architecture has been compared to a factory assembly line. As with that kind of system, each packet of information is optimized for top performance individually while also being integrated into the whole system. The info is arranged in a sort of pipeline, where it advances from one function to the other.~~

one significant way in which the system differs is that each packet contains the information needed to connect it to the next link in the data flow chain. As dataflow architecture is considered to be a fairly simple form of programming, it is often used by less experienced programmers. With this method, a system can be programmed one packet

at a time. While data flow architecture is relatively easy to use, it also has some limitations. With packets dedicated to specific tasks, a system can function efficiently, but with only a certain amount of flexibility, but ~~if the system~~ data flow architecture solves a lot of problems inherent in data flow and organization.

Introduction to Data level-Parallelism

Concurrent execution of the same task on each multiple computing core.

Ex- if we want to find the sum of the content of an array of size 5.

A	7	7	5	8	9
	0	1	2	3	4

For a dual core system-

Thread A, running on core 0, can sum the elements $A[0] \dots A[1]$ and

Thread B, running on core 1, can sum the elements $A[2] \dots A[4]$.

So the two threads would be running in parallel on separate computing cores.

In data level parallelism we discuss about the processors.

Processors are two types:-

Data level parallelism simply called as SIMD.

Three variations of SIMD machines:

- 1) vector architectures
 - 2) SIMD extensions:
 - 3) Graphics Processors Units
- } - 1D array.
- syllabus.. both are working on the array

1) Vector architecture:-

~~load sets of data elements~~

There is a class of computational problems that are beyond the capabilities of a conventional computer. These problems require or vast no of computations that will take a conventional computer days or even weeks needs to complete.

- Computers with vector processing are able to handle such instructions & they have applications in following fields.



Applications

- Long range weather forecasting.
- Problem exploring.
- Medical diagnosis
- Aerodynamics & space simulation
- Artificial Intelligence & expert system
- Image processing.

we use
vector
parallelism
are
used.

These all are image forms, → graph represent
↓
work.
vector → form of array.

⇒ Basically vector processing technique should be applied here to achieve the result of high performance in case of unapplicability of complex computer. to speed up the execution time of ~~Execution~~ instructions.

Complex instructions which operate on multiple data at the same time, require a better way of instructions execution, which was achieved by vector processor.

vector processor, not only use instruction pipeline. but it also pipelines the data, ~~allowing~~ on multiple data at the same time.
working

Definition: In Computing, a vector processor is a CPU that implements on instructions set containing instructions that operate on 1 dimensional array of data called vectors. Compared to scalar processors, whose instructions operate on single data items. vector processors have high-level operations that work on linear arrays of numbers or vectors.

Scalar Quantity	[Data]
Vector Quantity	[Data] Data Data Data

Vector operation: $v = [v_1, v_2, v_3, \dots, v_n] \rightarrow$ vector length n .

The element v_i of vector v is written as $v[I]$, where I is index refers to memory address or register number the number is stored.

Ex: addition of values of 2 array:

```
int a[10], b[10];
int c[10];
```

```
for (i=0; i<n; i++)
    c[i] = a[i] + b[i];
```

C Program

Initialize $i = 0$

Read $a[i]$, Read $b[i]$

Size $c[i] = a[i] + b[i]$

Increment $i = i + 1$

if $i < 10$, continue.

Assembly language.

Vector processors have the ability to remove overhead of Instructions. fetch & execute in loop instructions can be written as.

simple vector inst :- $C(1:10) = A(1:10) + B(1:10)$

- Any vector instructions

operation code	Base address Source 1	Base address Source 2	Base address destination	vector length
	A	B	C	10
Ex- ADD				

Vector architecture

- 1) Read set of data elements into vector register
- 2) Operate on vector registers.
- 3) Disperse the results back into memory.
- 4) Single instruction operate on a vector of data.
- 5) Vector load and store are deeply pipelined.
- 6) High memory latency once per load & store.
- 7) Minimize the latency overhead size.

power is to utilize for multiple

Intro to ~~V.M.I.P.S.~~ V.M.I.P.S. architecture

1) Vector Registers:-

- 8 vector registers ! each register holds 64 elements
- 64 bits/vector elements (IVR = 512 bytes)
- Register File has 6 Read Ports and 8 write Ports.

2) Scalar Registers

32 GPRs, 32 FPRs.



3) Vector functional units:-

- fully pipelined, can start new operation on every cycle → Capability for data and control hazards detection.

4) Vector load and ~~installation~~ store unit:-


* Data Parallelism :- Parallelism arises from executing essentially the same code on the large no of object.

Vector Processors ↓ two types



- scalar Processor operates on single no. &.
- vector Processor operates on linear sequence of no.

Basic structure of Vector architecture :-



VPP architecture

- ① eight 64-elements vector registers.
- ② all the functional units are vector functional units.
- ③ The vector and scalar registers have a significant no. of read and write ports to allow multiple simultaneous vector operations.
- ④ A set of crossbar switches (thick grey lines) connects these ports to the inputs and outputs of the vector functional units.

Q:- Vector Execution Time depends on 3 factors.

- 1) Length of operand vectors
- 2) Structural hazards among the operations
- 3) Data dependencies.

Two terms are used for Execution Time:-

- 1) Convoy :- ~~1) set of vector instructions that could potentially execute together~~ → A convoy of instructions must complete execution before any other instruction can begin execution.
- 2) chaining :- Allows a vector operation to start as soon as the individual elements of its vector source operand is available.
- 3) chirp :- (Unit of time) to execute on convoy.

* SIMD Processors also called data level or array processors

single instruction multiple data.

we use SIMD → matrix-oriented scientific computing.

→ media-oriented image and sound processors.

→ SIMD is more energy efficient than MIMD because only needs to fetch one instruction per data operations processing multiple data elements.


→ makes SIMD attractive for personal mobile devices.

SIMD Computers ?


SIMD computers single inst stream and multiple data stream.

These computers are array processors. There are multiple processing elements which are supervised under same control unit. Each processing element receives same instruction but operate on diff data from distinct module.

SIMD is called Array Processors.
It perform computations on large array of data.



1) Attached array Processors :- To improve the performance of the host computing in specific numerical computation tasks auxiliary processor is attached to it.



Attached computer has 2 interfaces.

- 1) Input/output interface to a communication processor.
- 2) Interface with local memory.

Host computer is General Purpose Computer

Attached purpose is back-end machine driven by the host computer.

The array processor is connected through an I/O controller to the computer. Present - it is an external interface.

SIMD array processor : There is computer operations with multiple processor unit parallel.

Both types of array processors, mainframes vector but their internal organization is different.